# Computer Organization and Design The Hardware/Software Interface 

Chapter 1 - Computer Abstractions and Technology

Dr. Feng Li<br>fli@sdu.edu.cn<br>https://funglee.github.io

- A website is constructed for this course.


## https://funglee.github.io/cod.html

## Basic Information

－SDU Course Number
＞SD01331470 计算机组成与设计
＞SD01331480 计算机组成与设计课程设计
－This course consists of two parts：lectures（SD01331470）and project design（SD01331470）．The grades for SD01331470 will be based on the students＇performance on assignments（20\％）and final exam（ $\mathbf{8 0 \%}$ ）， while the ones for SD01331470 will be given according to seven experiments．

## Tentative calendar

| Course | Period (Weeks) | Venue | Type |
| :--- | :--- | :--- | :--- |
| Mon 7-8 | 1st-16th | Teaching Building 1-103 | Lecture |
| Tue 1-2 | 1st-6th | Teaching Building 1-103 | Lecture |
| Tue 1-2 | 7th-12th | Laboratory Building 403 | Experiment |
| Tue 9-10 | 5th-12th | Teaching Building 4-109 | Experiment |
| Thu 9-12 | 8th-15th | Laboratory Building 503 | Experiment |
| Fri 1-2 | 3rd-12th | Laboratory Building 403 | Experiment |

## Contents of Chapter 1

- 1.1 Introduction
- 1.2 Below your program
- 1.3 Under the covers
- 1.4 Performance
- 1.5 Power wall
- 1.6 The Sea Change
- 1.7 Real Stuff: Manufacturing Chips
- 1.8 The Sea Change: The Switch from Uniprocessors to Multiprocessors


## Introduction

- Computers have led to a third revolution for civilization
- The following applications used to be "computer science fiction"
$>$ Computers in automobiles
> Cell phones
> Search engines
> World Wide Web
$>$ Human genome project



## History of Computing and Computers



1946


## Classes of computer applications

- Personal Computer
> E.g. Desktop, laptop
- Server
> High performance
> E.g. Mainframes, minicomputers, supercomputers, data center
> Application

$\notin$ WWW , search engine, weather broadcast
- Embedded Computers
- a computer system with a dedicated function within a larger mechanical or electrical system
> E.g. Cell phone, microprocessors in cars/ television



## The first electronic general-purpose computer

## ENIAC (Electronic Numerical Integrator and Computer)

- Designed and built by Eckert and Mauchly at the University of Pennsylvania during 1943-45.
- It was Turing-complete, digital, and could solve "a large class of numerical problems" through reprogramming.
> 30 tons, 72 square meters, 200 KW
- Performance
> Read in 120 cards per minute
$>$ Addition took 20us, division $\mathbf{6 m s}$
- Applications: ballistic calculations



## Von Neumann Architecture

- Proposed by John von Neumann in 1945



## The First Commercial Computer

- UNIVAC I (UNIVersal Automatic Computer I) designed by J. Presper Eckert and John Mauchly in 1951
$>5200$ vacuum tubes
$>29000$ pounds ( 13 tons)
$>125 \mathrm{~W}$
$>1905$ operations per second

> 2.25 MHz clock
$>4.3 \mathrm{~m} \times 2.4 \mathrm{~m} \times 2.6 \mathrm{~m}$


## The TOP500 project ranks and details the 5000 most powerful (non-distributed) computer systems in the world.

| Rank . | $\begin{gathered} \text { Rmax } \\ \text { Rpeak } \\ \text { (PFLOPS) } \end{gathered}$ | Name - | Computer design <br> Processor type, interconnect | Vendor . | Site Country, year | Operating system |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\begin{aligned} & 33.863 \\ & 54.902 \end{aligned}$ | Tianhe-2 | NUDT <br> Xeon E5-2692 + Xeon Phi 31S1P, TH Express-2 | NUDT | National Supercomputing Center in Guangzhou $\square$ China, 2013 | Linux (Kylin) |
| 2 | $\begin{aligned} & 17.590 \\ & 27.113 \end{aligned}$ | Titan | Cray XK7 <br> Opteron 6274 + Tesla K20X, Cray Gemini Interconnect | Cray Inc. | Oak Ridge National Laboratory <br> 토 United States, 2012 | Linux (CLE, SLES based) |
| 3 | $\begin{aligned} & 17.173 \\ & 20.133 \end{aligned}$ | Sequoia | Blue Gene/Q <br> PowerPC A2, Custom | IBM | Lawrence Livermore National Laboratory <br> United States, 2013 | Linux (RHEL and CNK) |
| 4 | $\begin{aligned} & 10.510 \\ & 11.280 \end{aligned}$ | computer | RIKEN <br> SPARC64 VIIlifx, Tofu | Fujitsu | RIKEN <br> - Japan, 2011 | Linux |
| 5 | $\begin{gathered} 8.586 \\ 10.066 \end{gathered}$ | Mira | Blue Gene/Q <br> PowerPC A2, Custom | IBM | Argonne National Laboratory <br> E- United States, 2013 | Linux (RHEL and CNK) |
| 6 | $\begin{gathered} 8.101 \\ 11.079 \end{gathered}$ | Trinity | Cray XC40 <br> Xeon E5-2698v3, Cray Aries Interconnect | Cray Inc. | DOE/NNSA/LANL/SNL <br> 프 United States, 2015 | Linux (CLE) |
| 7 | $\begin{aligned} & 6.271 \\ & 7.779 \end{aligned}$ | Piz Daint | Cray XC30 <br> Xeon E5-2670 + Tesla K20X, Aries | Cray Inc. | Swiss National Supercomputing Centre <br> Switzerland, 2013 | Linux (CLE) |
| 8 | $\begin{aligned} & 5.640 \\ & 7.404 \end{aligned}$ | Hazel Hen | Cray XC40 <br> Xeon E5-2680v3, Cray Aries Interconnect | Cray Inc. | HLRS - Höchstleistungsrechenzentrum, Stuttgart <br> Germany, 2015 | Linux (CLE) |
| 9 | $\begin{aligned} & 5.537 \\ & 7.235 \end{aligned}$ | Shaheen <br> II | Cray XC40 <br> Xeon E5-2698v3, Aries | Cray Inc. | King Abdullah University of Science and Technology $\square$ Saudi Arabia, 2015 | Linux (CLE) |
| 10 | $\begin{aligned} & 5.168 \\ & 8.520 \end{aligned}$ | Stampede | PowerEdge C8220 <br> Xeon E5-2680 + Xeon Phi, Infiniband | Dell | Texas Advanced Computing Center E. United States, 2013 | Linux (CentOS) ${ }^{[13]}$ |

FLOPS (Floating-point operations per second), PFLOPS $=10^{15}$ FLOPS

## Tianhe-2

- 16000 computer nodes, each comprising two Intel Ivy Bridge Xeon processors and three Xeon Phi coprocessor chips.
- Each node is equipped with memory of 88 GiB
- HD array 12.4 PiB
- Price: $\mathbf{3 . 9}$ million US\$
- Applications:
> scientific computing



## Welcome to the PostPC era

- Personal Mobile Devices (PMDs)
$>$ E.g., Smart phones/watches/glasses, cell phones, tablet computers
> Low price
> Wireless access
$>$ Powered by batteries
$>$ Equipped with touch-sensitive screen or speech input
- Cloud Computing
$>$ Warehouse Scale Computers (WSCs)
> Virtualization technology


The number of manufactured per year of tablets and smart phones, which reflect the PostPC era, versus personal computers and traditional cell phones

## Cloud Computing

- Everyone is talking about Cloud Computing, but what is it?
$>$ Computing service is managed, scheduled, and delivered to users over Internet.
$>$ For example
$\rightarrow$ Google Drive
${ }^{+}$One Drive
$\nrightarrow$ Hotmail
$\notin$ Gmail



## Characteristics

- On demand self-service
- Access to networks anywhere, anytime, on any devices
- Location independent resource pooling
- Deployment flexibility
- Pay as you go



## Infrastructures for Cloud Computing

- Development of computing capability
- Virtualization technology
- Distributed Storage
- Automated Storage
- Fast internet access



## Services of Cloud Computing

- SaaS: Software as a Service
$>$ Gmail, Hotmail, Flickr, OfficeLive
- PaaS: Platform as a Service
> Amazon EC2, Microsoft Azure
- IaaS: Infrastructure as a Service
> AT\&T Hosting and Storage
> Amazon EC2

Cloud Clients
Web browser, mobile app, thin client, terminal emulator, ...


## Internet of Things (IoT)

- Smart + X
$>$ Smart City
> Smart Traffic
> Smart Building
> Smart ...

- Wireless Sensor Networks
> Sensor Motes
> Mobile Phones
- RFID Systems


## IoT Systems include...

- Sensors
$>$ We look at the world through sensors, e.g., light sensors, cameras, microphones, motion sensors, accelerators, gyroscopes, magnetic sensors, barometers, GPS.
- Networks and communications
$>$ The sensed data are transmitted, stored and processed in a networked fashion, e.g., WAN, MAN, LAN, PAN.
$>$ Various communication techniques are combined in the systems, e.g., 3G, 4G, Bluetooth, WiFi, ZigBee, RFID, NB-IoT.
- Applications, people and processes
$>$ All the data are fed back to applications, people and processes for further process and analysis, and finally are sued to make better decision, e.g., remote monitoring, mobile apps, security, supply chain management, locating and tracking, control and automation.



## What can we learn in this lesson?

- How are the programs written in high-level languages (e.g., $\mathrm{C}, \mathrm{C}++$, or Java) translated into the language of hardware? How does the hardware execute the resulting program.
- What is the interface between software and hardware, and how does software instruct the hardware to perform required functions?
- What determines the performance of a program, and how can a programmer improve the performance?
- What techniques can be employed by hardware designers to improve energy efficiency?
- What are the reasons for and the consequences of the recent switch from sequential processing to parallel processing?


## Eight great ideas in computer architectur

- Design for Moore's Law
- Use abstraction to simplify design
- Make the common case fast
- Performance via parallelism
- Performance via pipelining
- Performance via prediction
- Hierarchy of memories
- Dependability via redundancy


## Below your programs

A simplified view of hardware and software as hierarchical layers


- Systems software
$>$ aimed at programmers
> E.g. Operation Systems, Compiler
- Applications software
> aimed at users
> E.g. Word, IE, QQ, WeChat


## Computer language and software system

- Computer language
> Computers only understands electrical signals
$>$ Easiest signals: on and off
$>$ Binary numbers express machine instructions
e.g. 1000110010100000 means to add two numbers
$>$ Very tedious to write
- Assembly language
> Symbolic notations

$$
\text { e.g. add a, b, c } \quad \# \mathrm{a}=\mathrm{b}+\mathrm{c}
$$

> The assembler translates them into machine instruction
> Programmers have to think like the machine

- High-level programming language
> Notations more closer to the natural language
- The compiler translates them into assembly language statements
- Advantages over assembly language

中 Programmers can think in a more natural language
\& Improved programming productivity
\& Programs can be independent of hardware

- Subroutine library ---- reusing programs
- Which one faster?
> Asm, C, C++, Java
$>$ Lower, faster


Binary machine 00000000101000100000000100011000
language 00000000100000100001000000100001
program 10001101111000100000000000000000
(for MIPS) 10001110000100100000000000000100
10101110000100100000000000000000
10101101111000100000000000000100
00000011111000000000000000001000

## Under the covers



FIGURE 1.5 The organization of a computer, showing the five classic components. The processor gets instructions and data from memory. Input writes data to memory, and output reads data from memory. Control sends the signals that determine the operations of the datapath, memory, input, and output.

## Input Device Inputs Object Code



## Object Code Stored in Memory



## Processor Fetches an Instruction

## Processor fetches an instruction from memory



## Devices

Network

Input

Output

## Control Decodes the Instruction

Control decodes the instruction to determine what to execute


## Datapath Executes the Instruction

Datapath executes the instruction as directed by control



Devices
Network

Input

Output

- Display
> CRT (raster cathode ray tube) display
${ }_{\phi}$ Scan an image one line at a time, 30 to 75 times / s
$\nrightarrow$ Pixels and the bit map, $512 \times 340$ to $1560 \times 1280$
${ }_{\phi}$ The more bits per pixel, the more colors to be displayed
$>$ LCD (liquid crystal display)
$\&$ Thin and low-power
\& The LCD pixel is not the source of light
\& Rod-shaped molecules in a liquid that form a twisting helix that bends light entering the display


## - Touchscreens

$>$ A substitute for keyboard and mouse
$>$ Since people are electrical conductors, if an insulator (e.g., glass) is covered with a transparent conductor, touching distorts the electrostatic field of the screen, which results in a change in capacitance.


## Opening the box

- I/O devices
- Capacitive multi-touch LCD display
- Front facing camera
- Ear facing camera
- Microphone
- Headphone jack
- Speaker
- Accelerometer
- Gyroscope
- WiFi network
- Bluetooth network

- Integrated circuits (chips)
$>$ Apple A5 chips consisting of two 1 GHz ARM processor cores as well as 512 MB DRAM main memory
$>$ Flash memory chips for non-volatile storage
> Power controller
> I/O Controller

- The processor integrated circuit inside the A5 package
> Data path performs the arithmetic operations
> Control tells the data path, memory, and I/O devices what to do according to the wishes of the instructions of the program



## Memory architecture

- Cache memory
$>$ A small, fast (but expensive) memory that acts as a buffer for the DRAM memory
$>$ Built by a different memory technology, Static Random Access Memory (SRAM)
- Volatile main memory
- Nonvolatile secondary memory


## Instruction Set Architecture (ISA)



The interface description separating the software and hardware

## Communicating with other computers

- Individual computers can be networked to exchange messages
- Advantages
$>$ Communication
> Resource sharing
> Nonlocal access



## Technologies for building processors and memory

- Recent years have witnessed fast improvement of processors and memory
- Integrated circuits
$>$ A transistor is an on/off switch controlled by electricity
$>$ An integrated circuit consisting of hundreds of transistors. Even, a Very LargeScale Integrated circuit (VLSI) contains billions of transistors.



## Manufacturing Process

- The manufacture of a chip begins with silicon that is a semiconductor.
- Through a special chemical process, we can add materials to silicon such that its tiny areas are transformed into one the the following three devices:
i) excellent conductor; ii) excellent insulator; iii) transistors



## Processor Technology Trends

- Shrinking of transistor sizes: 250nm (1997) $\boldsymbol{\rightarrow} \mathbf{1 3 0 \mathrm { nm }}(\mathbf{2 0 0 2}) \rightarrow$ 70 nm (2008) $\rightarrow 35 \mathrm{~nm}$ (2014)
- Transistor density increases by $\mathbf{3 5 \%}$ per year and die size increases by $\mathbf{1 0 - 2 0 \%}$ per year... functionality improvements!
- Transistor speed improves linearly with size (complex equation involving voltages, resistances, capacitances)


## Performance

## Performance metrics:

- Response time, wall-clock time, or elapsed time
> Total time to complete a task, including disk access, memory access, I/O activities, OS overhead ...
- CPU Execution time (or CPU time)
$>$ The time CPU spends computing for certain program, not include time spent waiting for I/O or running others
> User CPU time and system CPU time
- Throughput (or bandwidth)
$>$ the total amount of work done in a given time.
- For a computer X,

$$
\text { Performance }=\frac{1}{\text { Execution time }_{\mathrm{X}}}
$$

- " $X$ is faster than $Y$ "
$>$ the execution time on Y is longer than that on X .
- "X is $n$ times faster than $Y$ "

$$
\frac{\text { Execution time }_{\mathrm{Y}}}{\text { Execution time }_{\mathrm{X}}}=\mathrm{n}
$$

- "The throughput of $X$ is 1.3 times higher than $Y$ "
- The number of tasks completed per unit time on machine X is 1.3 times the number completed on Y.


## Example

- If computer A runs a program in 10 seconds and computer $B$ runs the same program in 15 seconds, how much faster is $\mathbf{A}$ than $B$ ?
- The performance ratio is $15 / 10=1.5$; therefore, $A$ is $\mathbf{1 . 5}$ times faster than $B$


## Measuring Performance

- wall-clock time, response time, or elapsed time,
> Including disk accesses, memory accesses, input/output activities, operating system overhead -everything.
- CPU Execution time (or CPU time)
$>$ The time CPU spends computing for certain program, not include time spent waiting for I/O or running others
> CPU time $=$ user CPU time + system CPU time .
$\nrightarrow$ User CPU time: the CPU time spent in a program itself
${ }_{\star}$ System CPU time: the CPU time spent in the operating system


## Clock

- Measuring how fast the hardware can perform basic functions
- For all computers, their behaviors are conducted by a clock.
- The discrete time intervals are called clock cycles (or ticks, clock ticks, clock periods, clocks, cycles)
- Clock cycle (also tick): the time for one clock period.
$>250 \mathrm{ps}$ ( 1 Picosecond $=10^{-12}$ second)
- Clock rate: the count of clocks in one second.
$>4 \mathrm{GHz}$ ( 1 Gigahertz $=10^{-9}$ Hertz)


## CPU Performance

- CPU execution time $=$ CPU clock cycles for a program $=$ for a program $\times$ Clock cycle time
- One program runs in 10 seconds on computer A, which has a $2 \mathbf{~ G H z}$ clock. Computer B requires 1.2 times as many clock cycles as computer A for this program. To run this program in 6 seconds, what clock rate should the computer $B$ supply?

CPU clock cycles $_{A}=$ CPU time $A_{A} \times$ Clock rate $_{A}=10 s \times 2 \times 10^{9} \mathrm{~Hz}=2 \times 10^{10}$ cycles
Clock rate $_{B}=\frac{1.2 \times C P U \text { clock cycles }}{A}{ }_{C P U \text { time }_{B}}=\frac{1.2 \times 20 \times 10^{9} \mathrm{cycles}}{6 \mathrm{~s}}=4 \mathrm{GHz}$

## Instruction Performance

- $\mathbf{C P U}$ clock cycles $=$ Instructions for a program $\times$ Average clock cycles per instruction
- Clock cycles per instruction (CPI): average number of clock cycles per instruction for a program
> Different instructions may take different amounts of time depending on what they do.
- CPI provides one way of comparing two different implementations of the same instruction set architecture.
- Instruction set architecture (ISA)
> The number of instructions executed for a program will be the same, if the program run in two different implementations of the same instruction set architecture.
- CPU performance equations
$>$ CPU time $=$ Instruction count $\times$ CPI $\times$ Clock cycle time
$>$ CPU time $=$ Instruction count $\times$ CPI/Clock rate


## Example

- Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time for 250ps and a CPI of $\mathbf{2 . 0}$ for some program, and computer B has a clock cycle time of 500ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much?

I: the number of instructions for the program
CPU time $_{A}=I \times 2 \times 250 \mathrm{ps}=500 \times I \mathrm{ps}$
CPU time $_{\text {B }}=\mathrm{I} \times 1.2 \times 500 \mathrm{ps}=600 \times \mathrm{I} \mathrm{ps}$
Computer $A$ is 1.2 times as fast as computer $B$

## The power wall

- The advancement of clock rate significantly increases power consumption
- In PostPC Era, battery life can trump performance in the PMDs, while the the power consumed in cooling the warehouse scale computers is huge

－For CMOS（Complementary Metal Oxide Semiconductor，互补金属氧化物半导体），the primary source of energy consumption is so－ called dynamic energy：the energy is consumed when transistors switch their state
－The power required per transistor is
Dyn power $\propto$ capacitance load $\times$ voltage ${ }^{2} \times$ frequency switched
－Voltage are decreasing（from 5V to 1V in 20 years），but the number of transistors and frequency are increasing at a faster rate（by a factor of 1000）
－Unfortunately，today＇s problem is further lowering of the voltage makes the transistors to leaky．E．g．，about $40 \%$ of the power consumption in server chips is due to leakage．
＞Cooling
＞Turn off parts of the chip in a given clock cycle


## The sea change: the switch from uniprocessors to multiprocessors

- Is there another way to improve the performance?



## Parallelism and pipelining

- Challenges
$>$ It is hard to write explicitly parallel programs
> Load balance on each core
> Appropriately scheduling sub-tasks (or instructions)
$>$ Communication and synchronization overhead



## Benchmarking the Intel Core i7

- Benchmark: programs specifically chosen to measure performance
- SPEC (System Performance Evaluation Cooperative)
> E.g., SPEC CPU2006 consisting of a set of 12 integer benchmarks (CINT2006) and 17 floating-point benchmarks (CFP2006)

| Description | Name | Instruction Count $\times 10^{9}$ | CPI | Clock cycle time (seconds $\times 10^{-9}$ ) | Execution Time (seconds) | Reference Time (seconds) | SPECratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interpreted string processing | perl | 2252 | 0.60 | 0.376 | 508 | 9770 | 19.2 |
| Block-sorting compression | bzip2 | 2390 | 0.70 | 0.376 | 629 | 9650 | 15.4 |
| GNU C compiler | gcc | 794 | 1.20 | 0.376 | 358 | 8050 | 22.5 |
| Combinatorial optimization | mcf | 221 | 2.66 | 0.376 | 221 | 9120 | 41.2 |
| Go game (AI) | go | 1274 | 1.10 | 0.376 | 527 | 10490 | 19.9 |
| Search gene sequence | hmmer | 2616 | 0.60 | 0.376 | 590 | 9330 | 15.8 |
| Chess game (Al) | sjeng | 1948 | 0.80 | 0.376 | 586 | 12100 | 20.7 |
| Quantum computer simulation | libquantum | 659 | 0.44 | 0.376 | 109 | 20720 | 190.0 |
| Video compression | h264avc | 3793 | 0.50 | 0.376 | 713 | 22130 | 31.0 |
| Discrete event simulation library | omnetpp | 367 | 2.10 | 0.376 | 290 | 6250 | 21.5 |
| Games/path finding | astar | 1250 | 1.00 | 0.376 | 470 | 7020 | 14.9 |
| XML parsing | xalancbmk | 1045 | 0.70 | 0.376 | 275 | 6900 | 25.1 |
| Geometric mean | - | - | - | - | - | - | 25.7 |

FIGURE 1.18 SPECINTC2006 benchmarks running on a $\mathbf{2 . 6 6} \mathbf{G H z}$ Intel Core $\mathbf{i 7} \mathbf{9 2 0}$. As the equation on page 35 explains, execution time is the product of the three factors in this table: instruction count in billions, clocks per instruction (CPI), and clock cycle time in nanoseconds. SPECratio is simply the reference time, which is supplied by SPEC, divided by the measured execution time. The single number quoted as SPECINTC2006 is the geometric mean of the SPECratios.

## SPEC Power Benchmark

- It reports power consumption of servers at different workload levels, divided into $10 \%$ increments, over a period of time

| Target Load \% | Performance <br> (ssj_ops) | Average Power <br> (watts) |
| :---: | :---: | :---: |
| $100 \%$ | 865,618 | 258 |
| $90 \%$ | 786,688 | 242 |
| $80 \%$ | 698,051 | 224 |
| $70 \%$ | 607,826 | 204 |
| $60 \%$ | 521,391 | 185 |
| $50 \%$ | 436,757 | 170 |
| $40 \%$ | 345,919 | 157 |
| $30 \%$ | 262,071 | 146 |
| $20 \%$ | 176,061 | 135 |
| $10 \%$ | 86,784 | 121 |
| $0 \%$ | $0,787,166$ | 80 |
| Overall Sum |  | 1922 |
| $\sum$ ssj_ops / $\sum$ power $=$ |  | 2490 |

FIGURE 1.19 SPECpower_ssj2008 running on a dual socket $2.66 \mathbf{G H z}$ Intel Xeon X5650 with 16 GB of DRAM and one 100 GB SSD disk.

- CPU performance is dependent upon three characteristics:
> clock cycle (or rate)
> clock cycles per instruction
$>$ and instruction count.
- It is difficult to change one parameter in complete isolation from others because the basic technologies involved in changing each characteristic are interdependent:


## Thanks

